Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Slide 22 Slide 23 Slide 24 Slide 25 Slide 26 Slide 27 Slide 28 Slide 29 Slide 30 Slide 31 Slide 32 Slide 33 Slide 34 Slide 35 Slide 36 Slide 37 Slide 38 Slide 39 Slide 40 Slide 41 Slide 42 Slide 43 Slide 44 Slide 45 Slide 46 Slide 47 Slide 48 Slide 49 Slide 50 Slide 51 Slide 52 Slide 53 Slide 54 Slide 55 Slide 56 Slide 57 Product List
PMIC: CP240x LCD Driver Family Slide 34
The overall communications between the master and the slave device requires data sequences and acknowledgments throughout the cycle. The red lines indicate when the master device controls the bus and the blue lines indicate when the slave device is driving the bus. Once the master issues the start bit it then drives the address on the bus and indicates the direction of the transfer (either a read or a write). At that point the addressed slave is required to generate an acknowledgment (drive the bus low) for a bit time. Once the handshake is complete the master either receives or transmits data from/to the slave. To complete the transfer another acknowledgment phase is generated by the receiving device and the master terminates with the stop bit.
PTM Published on: 2011-05-13