주문 제품은 지역에 따라 일반적으로3일~4일 이내에 대한민국 배송됩니다.
60,000원 이상 주문 시 대한민국 무료 배송됩니다. 60,000원 미만의 주문에 대해서는 20,000원의 배송 비용이 청구됩니다.
UPS, FedEx 또는 DHL 운임 선지급: CPT(고객이 주문 제품을 수령할 때 관세 및 세금을 지불함)
적격 기관 및 회사를 위한 신용거래 계정
온라인 송금을 통한 선지급
![]()
![]()
![]()
완전히 공인된 파트너 업체에서 다양한 제품 제공
평균 배송 소요 기간은 1일 ~ 3일이며, 추가적인 배송 비용이 부과될 수 있습니다. 실제 배송 소요 시간은 제품 페이지, 장바구니 및 결제를 참조하세요.
Incoterms: CPT(인도 시 관세 및 세금 지불)
자세한 내용은 도움말 및 지원을 참조하세요.
Three-phase power measurement applications require multiple analog inputs for voltage and current measurements on each line of the three-phase system. A power monitoring system must sample all of the analog inputs simultaneously to accurately calculate the instantaneous power consumption.
Low resolution and low input voltage analog-to-digital converters (ADCs) are integrated in many of today's field programmable gate arrays (FPGAs) and microcontrollers. However, they fall short on meeting the needs of industrial control and industrial automation applications that require higher resolutions and higher input voltages. The Fresno (MAXREFDES11#) subsystem reference design is a 16-bit …
In industrial control and industrial automation applications, high-resolution data converters are often required. Although today's field programmable gate arrays (FPGAs) and microcontrollers may integrate analog-to-digital converters (ADCs), in many cases, the resolution is not high enough and isolation is lacking.
4 x 16-bit ADC and 4 x 16-bit DAC channels interfaced with an FPGA via the FMC Low Pin Count (LPC) Connector. It provides a solution for hardware-in-the-loop (HIL) application with digital signal processing capabilities.
The MAXREFDES74# reference design performs high-speed, 18-bit, precision data acquisition based on Maxim’s leading-edge, high-accuracy, low-power data converters. The MAXREFDES74# design works as a building block for a high-speed, low-power, high-accuracy data acquisition and control system for industrial process control and automation, and high-speed protection systems for power distribution and…
This design is for an 18-bit data acquisition block at 1MSPS throughput optimized for the lowest distortion and noise performance. The circuit is realized with an 18-bit successive-approximation-resistor (SAR) analog-to-digital converter (ADC), a fully differential input driver and a high precision reference and reference driver. The design details the process for optimizing the precision front en…