Zero ASIC
Zero ASIC 소개
Zero ASIC은 미국 매사추세츠주 케임브리지에 본사를 둔 비상장 반도체 소자 회사입니다. Zero ASIC은 최종 사용자 응용 분야를 대상으로 하는 세계 최초의 자동화된 주문형 시스템 인 패키지(SoP) 설계 및 제조 플랫폼을 개발하고 있습니다. Zero ASIC의 획기적인 칩렛 접근 방식은 ASIC 개발 비용과 시간을 획기적으로 줄여, 에너지 제약이 있는 다양한 고성능 시스템을 위한 맞춤형 실리콘 구현의 장벽을 제거합니다.
추가 내용
ADDITIONAL LINKS
ANALYST REPORTS
- 451 Research Analysts Predicts Accelerators For Future
- Adapteva Believes High-Performance Computing is Ready for an Epiphany
- Adapteva Demos 100Gflops
- Adapteva Included in Gartner Report on Market Trends
- Adapteva: More Flops, Less Watts
- Adapteva’s Epiphany Floating Point Processor Core: A Leading-Edge Lithography May Finally Open Doors
- Epiphany Included in Guide to CPU Cores and Processor IP from Linley Group
- Processors that can do 20 GFLOPS/W
EPIPHANY RESOURCES
PARRALLELLA COMMUNITY FORUM
PARRALLELLA RESOURCES
PRODUCT TRAINING PRESENTATIONS
- A 1024-core 70GFLOP/W Floating Point Manycore Microprocessor
- A 1024-core 70GFLOPS/W Floating Point Manycore Microprocessor
- A 25 GFLOP/W Software Programmable Floating Point Accelerator
- A Manycore Coprocessor Architecture for Heterogeneous Computing
- A Scalable Processor Architecture for the Next Generation of Low Power Supercomputer
- A Sub 2 W 64-Core 100 GFLOPS Accelerator Programmable in C/C++ or OpenCL
- An Alternative to GPU Acceleration For Mobile Platforms (Updated) (GF@DAC-2013)
- An Introduction to the Epiphany Manycore Architecture
- Hybrid System Design: The Only Practical Way
- Improving Engineering Efficiency Through Tiled Hierarchical Flows
- Keynote: Kickstarting the Transition to Parallel Computing With Open Hardware
- Keynote: Presenting the Parallella (MIT ARMFEST-2013)
- Keynote: There’s STILL Plenty of Room at the Bottom!
- Parallella: A Love Story
- Peaceful Coexistence Between Architectures
- The Future of HPC: Task-Parallel, Heterogeneous, Efficient, Open
- The Good, the Bad, the Ugly of Semiconductor Crowd Funding